IN THE CLAIMS

(Previously Presented) A method of forming multi-layers for manufacturing a
thin

film transistor (TFT) using multiple process chambers, comprising:

forming a first layer of silicon dioxide for the thin film transistor on a glass substrate using a first non-chemical physical vapor deposition in a first process chamber;

transferring the substrate including the first layer to a second process chamber without breaking vacuum;

sequentially forming a second layer of amorphous silicon for the thin film transistor in the second process chamber using a second non-chemical physical vapor deposition on the first layer without breaking vacuum for fabricating the thin film transistor; and

forming additional layers on top of the second layer for completing formation of the thin film transistor.

- 2. (Previously Presented) The method of claim 1, wherein the physical vapor deposition for forming the first layer and the second layer comprises pulsed-DC or RF sputtering.
- 3. (Currently Amended) The method of claim 1, wherein the first layer is formed using a gas mixture of Ar+O2₂ using a SiO2₂ target P-doped with a resistivity of 1-50 Ohmscentimeters.
- 4. (Currently Amended) The method of claim 3, wherein the first layer, the second layer and the additional layers form the thin film transistor into a liquid crystal diode display(LCD).
 - 5. (cancelled)
 - 6. (cancelled)
 - 7. (cancelled)

- (cancelled)
 (cancelled)
 (cancelled)
- 11. (cancelled)12. (cancelled)
- 13. (cancelled)
- 14. (Original) The method of claim 1, wherein said forming a first layer is performed by sputtering using a first target comprising silicon dioxide.
- 15. (Original) The method of claim 1, wherein said forming a second layer is performed by sputtering using a target formed of a material selected from the group consisting of single crystalline silicon and polycrystalline silicon.
- 16. (Original) The method of claim 1, wherein the physical vapor deposition for forming the second layer comprises regular-DC, pulsed DC or RF puttering.
 - 17. (Withdrawn) A thin film transistor, comprising:
 - a transparent substrate;
 - a first layer formed on the substrate using a first physical vapor deposition; and
- a second layer formed sequentially on the first layer using a second physical vapor deposition, without breaking vacuum.
- 18. (Withdrawn) The thin film transistor of claim 17, wherein the first layer is formed using pulsed-DC or RF sputtering.

- 19. (Withdrawn) The thin film transistor of claim 17, wherein the first layer is silicon dioxide.
- (Withdrawn) The thin film transistor of claim 19, wherein the second layer is amorphous silicon.
 - 21. (Withdrawn) A poly-Si thin film transistor, comprising:
 - a transparent substrate;
 - a first layer formed on the substrate using a physical vapor deposition; and
- a second layer formed sequentially on the first layer, using the physical vapor deposition and an annealing process for crystallization, without breaking vacuum.
- 22. (Withdrawn) The thin film transistor of claim 21, wherein the physical vapor deposition for forming the first layer comprises pulsed-DC or RF souttering.
- 23. (Withdrawn) The thin film transistor of claim 21, wherein the first layer is silicon dioxide.
- 24. (Withdrawn) The thin film transistor of claim 23, wherein the second layer is polycrystalline silicon.
 - 25. (Withdrawn) A display device, comprising:
 - a transparent substrate:
 - a first layer formed on the substrate using a first physical vapor deposition; and
- a second layer formed sequentially on the first layer using a second physical vapor deposition, without breaking vacuum.
- 26. (Withdrawn) The device of claim 25, wherein the first layer is formed using pulsed-DC or RF sputtering.
 - 27. (Withdrawn) The device of claim 25, wherein the first layer is silicon dioxide.
- 28. (Withdrawn) The device of claim 27, wherein the second layer is amorphous silicon.

Docket No. 8371-129

Page 4 of 7

Application No. 09/945,063

- 29. (Previously Presented) The method of claim 1, wherein no annealing is performed between forming a first layer and forming a second layer.
- 30. (Previously Presented) The method of claim 1 including using a mixture of He/Ar gas to form the second layer while introducing a hydrogen flow.
 - (Previously Presented) A method of forming multi-layers for manufacturing a thin film

transistor (TFT) using multiple process chambers, comprising:

forming a first layer of silicon dioxide for the thin film transistor on a glass substrate using a first physical vapor deposition in a first process chamber;

transferring the substrate including the first layer to a second process chamber without breaking vacuum:

sequentially forming a second layer of amorphous silicon for the thin film transistor in the second process chamber using a second physical vapor deposition on the first layer without breaking vacuum for fabricating the thin film transistor; and

forming additional layers on top of the second layer for completing formation of the thin film transistor.

- 32. (Previously Presented) The method of claim 31, wherein forming the first layer is performed by sputtering using a first target comprising a silicon material selected from the group consisting of polysiticon and single-crystal silicon.
- 33. (Previously Presented) The method of claim 31, wherein the first layer is silicon dioxide and is sputter deposited from the first target with oxygen.
- 34. (Previously Presented) The method of claim 31, where in the first layer is silicon dioxide and is sputter deposited from the first target with a reactive gas mixture comprising oxygen and He.
- 35. (Previously Presented) The method of claim 31, where n the first layer is silicon dioxide and is sputter deposited from the first target with a reactive gas mixture comprising oxygen and H₂.

Docket No. 8371-129

Page 5 of 7

Application No. 09/945,063

- 36. (Previously Presented) The method of claim 31, wherein the first layer is silicon dioxide and is sputter deposited from the first target with a reactive gas mixture comprising oxygen, He, and H₂.
- 37. (Previously Presented) The method of claim 31, wherein the first layer is silicon dioxide and is sputter deposited from the first target with a reactive gas mixture comprising oxygen and any one of Ar, Ne, or Kr.
- 38. (Previously Presented) The method of claim 31, wherein the first layer is silicon dioxide and is sputter deposited from the first target with a reactive gas mixture comprising oxygen, He, and any one of Ar, Ne, or Kr.
- 39. (Currently Amended) The method of claim 39 38, wherein the reactive gas mixture comprises oxygen, He and Ar, and wherein a ratio of Ar in He is between approximately 3-20% Ar in Helium.
- 40. (Previously Presented) The method of claim 31, wherein the predetermined resistivity R1 is in a range of approximately 1-50 Ohm-cm.